TY  - BOOK
AU  - Palnitkar, Samir
TI  - Verilog HDL: Guide To Digital Design And Synthesis
U1  - 621.392 
PY  - 2013///
CY  - New Delhi
PB  - Pearson
KW  - Electronics & Communication
ER  -